

FIG. 1




FIG. 2



(a) VARIABLE RESISTOR  $\alpha$ (b) VARIABLE RESISTOR  $\beta$ 

FIG. 3




(a) VARIABLE RESISTOR  $\alpha$ (b) VARIABLE RESISTOR  $\beta$ 

FIG. 4

## (a) RECORDING



## (b) RESISTANCE CHANGE OF VARIABLE RESISTOR






FIG. 5

(a) REPRODUCTION



(b) REPRODUCTION OUTPUT VOLTAGE






FIG. 6


## (a) RESETTING



## (b) RESISTANCE CHANGE OF VARIABLE RESISTOR




&lt;RESISTANCE CHANGE OF VARIABLE RESISTOR 5&gt;




&lt;RESISTANCE CHANGE OF VARIABLE RESISTOR 6&gt;

FIG. 7


## (a) RECORDING



## (b) RESISTANCE CHANGE OF VARIABLE RESISTOR



&lt;RESISTANCE CHANGE OF VARIABLE RESISTOR 5&gt;



&lt;RESISTANCE CHANGE OF VARIABLE RESISTOR 6&gt;

FIG. 8




FIG. 9







FIG. 10

## (a) RECORDING



## RESETTING



## (b)





FIG. 11

## (a) RESISTANCE CHANGE WITH NUMBER OF PULSES



## (b) OUTPUT VOLTAGE IN READOUT OF RECORDING STATE





FIG. 12

## (a) RESISTANCE CHANGE WITH NUMBER OF PULSES



## (b) OUTPUT VOLTAGE IN READOUT OF RECORDING STATE




FIG. 13




FIG. 14






FIG. 15

(a)



(b)






FIG. 16




FIG. 17

FIG. 18








FIG. 19

(a) POSITIVE PULSE

RESISTANCE  
VALUE R

(b) NEGATIVE PULSE

RESISTANCE  
VALUE R




FIG. 20




FIG. 21

FIG. 22




FIG. 23






FIG. 24

(a) READOUT OF DATA "0"  
MEMORY CELL MC1 IN MEMORY  
BLOCK BK11



(b) READOUT OF DATA "1"  
MEMORY CELL MC1 IN MEMORY  
BLOCK BK11




24/30

MEMORY CELL MC1 IN MEMORY  
BLOCK BK12

MEMORY CELL MC1 IN MEMORY  
BLOCK BK12

FIG. 25






FIG. 26

FIG. 27

MEMORY CELL MC1 IN MEMORY  
BLOCK BK11





FIG. 28

## MEMORY CELL MC1 IN MEMORY BLOCK BK11



## MEMORY CELL MC1 IN MEMORY BLOCK BK12





FIG. 29

(a) READOUT OF DATA "0"  
MEMORY CELL MC1 IN MEMORY  
BLOCK BK11



(b) READOUT OF DATA "1"  
MEMORY CELL MC1 IN MEMORY  
BLOCK BK11




FIG. 30




FIG. 31

